INTRODUCTION
In this paper, SPI Controller Core Verification, done using Questasim 10.0 b tool in Linux Environment is discussed. Universal Verification Methodology and System Verilog is used for analysis and verification of this, and, RTL and Test bench coding was done, and results were simulated as well as analyzed. Also, in order to minimize the bugs, all the possible scenarios/steps were taken care in the programming.
II. THEORETICAL BACKGROUND
The Serial Peripheral Interface (SPI) bus is a synchronous serial communication interface specification used for short distance communication, primarily in embedded systems. SPI devices communicate in full duplex mode using a masterslave architecture with a single master. The master device originates the frame for reading and writing. Multiple slave devices are supported through selection with individual slave select (SS) lines.
Sometimes SPI is called a four-wire serial bus, contrasting with three-, two-, and one-wire serial buses. The SPI may be accurately described as a synchronous serial interface, but it is different from the Synchronous Serial Interface (SSI) protocol, which is also a four-wire synchronous serial communication protocol, but employs differential Signaling and provides only a single simplex communication channel.
Synchronous Serial Interfaces are widely used to provide economical board-level interfaces between different devices such as microcontrollers, DAC's and ADC's and other. Although there is no single standard for synchronous serial bus, there are industry wide accepted guidelines based on two popular implementations:
 SPI(a trademark of Motorola semiconductors)  Microwire Plus(a trademark of Motorola semiconductors). The SPI Master core is compatible with both above mentioned protocols with some additional functionality. At the hosts side, the core acts like a WISHBONE complaint slave device. 
Applications of SPI :
SPI is used to talk to a variety of peripherals, such as: For high performance systems, FPGAs sometimes use SPI to interface as a slave to a host, as a master to sensors, or for flash memory used to bootstrap if they are SRAM-based. device, typically up to a few MHz. The master then selects the slave device with a logic level 0 on the select line. If a waiting period is required, such as for analog-to-digital conversion, the master must wait for at least that period of time before issuing clock cycles. During each SPI clock cycle, a full duplex data transmission occurs. The master sends a bit on the MOSI line and the slave reads it, while the slave sends a bit on the MISO line and the master reads it. This sequence is maintained even when only onedirectional data transfer is intended. Transmissions normally involve two shift registers of some given word size, such as eight bits, one in the master and one in the slave; they are connected in a virtual ring topology. Data is usually shifted out with the most-significant bit first, while shifting a new least-significant bit into the same register. After that register has been shifted out, the master and slave have exchanged register values. If more data needs to be exchanged, the shift registers are reloaded and the process repeats. Transmission may continue for any number of clock cycles. When complete, the master stops toggling the clock signal, and typically deselects the slave.
DATA TRANSMISSION IN SPI
Transmissions often consist of 8-bit words. However, other word sizes are also common, for example, 16-bit words for touch screen controllers or audio codec, such as the TSC2101 by Texas Instruments, or 12-bit words for many digital-to-analog or analog-to-digital converters. Every slave on the bus that has not been activated using its chip select line must disregard the input clock and MOSI signals, and must not drive MISO. The master must select only one slave at a time.
TRANSCATION DETAILS, VERIFICATION PLAN AND TESTCASES OF SPI PROTOCOL
Following are the SPI interface signals, internal connections and registers used in SPI device. 
IE:
If this bit is set, the interrupt output Is set active after a transfer is finished. The interrupt signal is deasserted after a Read or Write to any register.
LSB:
If this bit is set, the LSB is sent first on the line (bit TxL[0]), and the first bit received from the line will be put in the LSB position in the Rx register (bit RxL[0]). If this bit is cleared, the MSB is transmitted/received first (which bit in TxX/ RxX register that s depends on the CHAR_LEN field in the CTRL register).
Tx_NEG:
If this bit is set, the mosi_pad_o signal is changed on the falling edge of a sclk_pad_o clock signal, or otherwise the mosi_pad_o signal is changed on the rising edge of sclk_pad_o.
Rx_NEG:
If this bit is set, the miso_pad_i signal is latched on the falling edge of a sclk_pad_o clock signal, or otherwise the miso_pad_i signal is latched on the rising edge of sclk_pad_o. bit is set, writing 1 to any bit location of this field will select appropriate ss_pad_o line to be automatically driven to active state for the duration of the transfer, and will be driven to inactive state for the rest of the time.
VERIFICATION PLAN:
A verification plan has been made for SPI Protocol, which included various components like Environment, Top module, Test module, Virtual sequence, Virtual Sequencer, Scoreboard, Read agent , Write agent, connected to DUT(Design Under Test).
Following figure shows the connection between them.
All the sub-modules of the SPI are written using UVM. TB coding was done, and verified by 
CONCLUSION
Having few disadvantages like less number of pins, SPI Protocol is found to be very advantageous as it provides full duplex communication, good signal integrity and high speed., higher throughput than I²C , complete protocol flexibility for the bits transferred and is not limited to 8-bit words. It is having wide range of applications , for example, Sensors: temperature, pressure, ADC, touch screens, video game controllers, Control devices: audio codecs, digital potentiometers, DAC, Camera lenses, Communications: Ethernet, USB, USART, CAN, I EEE 802.15.4, IEEE 802.11, handheld video games, Memory: flash and EEPROM, Real-time clocks, LCD, sometimes even for managing image data, Any MMC or SD card (including SDIO variant).
In this paper, advantages, applications, limitations and internal architecture of SPI Protocol has been discussed, and RTL was done after study, in order to simulate , synthesize and verify the design of SPI Protocol.
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